Part Number Hot Search : 
KRA555U 44103 AOU3N50 TM128 DB157 LBS13004 ZY180B 2N1551A
Product Description
Full Text Search
 

To Download STV0056AF Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  STV0056AF satellite sound and video processor february 1998 sound . two independent sound demodulators . pll demodulation with 5-10mhz fre- quency synthesis . programmable fm demodulator bandwidth accomodating fm devia- tions from 30khz till 400khz . programmable 50/75 m s, j17 or no de- emphasis . wegener panda system . two auxiliary audio inputs and outputs . gain controlled and muteable audio outputs . high impedance mode audio outputs for twin tuner applications video . composite video 6-bit 0 to 12.7db gain control . composite video selectable inverter . two selectable video de-emphasis networks . 6 x 3 video matrix . black level adjustable output for on-board videocrypt decoder . high impedance mode video outputs for twin tuner applications miscellaneous . 22khz tone generation for lnb control . i 2 c bus control chip addresses = 06 hex or 46 hex . low power stand-by mode with ac- tive audio and video matrixes tqfp64 (10 x 10mm) (thin plastic quad flat pack) order code : STV0056AF description the STV0056AF bicmos integrated circuit realizes all the necessary signal processing from the tuner to the audio/video input and output connectors regard- less the satellite system. 1/27
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 38 39 40 41 42 43 44 45 46 47 48 33 34 35 36 37 s1 vid out s3 vid out fc r pk in r level r s1 vid rtn vol r s3 vid rtn gnd s2 vid out vol l s2 vid rtn s2 out l clamp in s2 out r uncl deem videem2/22khz v 12v v 12v videem1 vgnd vgnd nc b-band in s2 rtn l s2 rtn r fm in s3 rtn l s3 rtn r agc l s3 out l s3 out r io scl sda ha j17 r j17 l xtl v dd 5v gnd 5v nc cpump l det l u75 l amplk l agc r nc agnd l v ref a 12v agnd l a 12v amplk r det r u75 r cpump r i ref pkout r pkout l level l pk in l fc l agnd r 0056f-01.eps pin connections pin assignment pin number name function 1 gnd connected to the lead frame 2 s2 vid out vcr-scart 2 video output 3 vol l volume controlled audio out left 4 s2 vid rtn vcr-scart 2 video return 5 s2 out l fixed level audio output left (to vcr) 6 clamp in sync-tip clamp input 7 s2 out r fixed level audio output right (to vcr) 8 uncl deem unclamped deemphasized video output 9 videem2/22khz video deemphasis 2 or 22khz output 10 - 11 v 12v video 12v supply 12 videem1 video deemphasis 1 13 - 14 v gnd video ground 15 nc 16 b-band in base band input 17 s2 rtn l auxiliary audio return left (from vcr) 18 s2 rtn r auxiliary audio return right (from vcr) 19 fm in fm demodulator input 20 s3 rtn l auxiliary audio return left (from decoder) 0056f-01.tbl STV0056AF 2/27
pin number name function 21 s3 rtn r auxiliary audio return right (from decoder) 22 agc l agc peak detector capacitor left 23 s3 out l auxiliary audio output l (to decoder) 24 s3 out r auxiliary audio output r (to decoder) 25 i/o/22khz digital input/output or 22khz output 26 scl i 2 c bus clock 27 sda i 2 c bus data 28 ha hardware address 29 j17 r j17 deemphasis time constant right 30 j17 l j17 deemphasis time constant left 31 xtl 4/8mhz quartz crystal or clock input 32 v dd 5v digital 5v power supply 34 nc not connected 33 gnd 5v digital power ground 35 cpump l fm pll charge pump capacitor left 36 det l fm pll filter left 37 u75 l deemphasis time constant left 38 amplk l amplitude detector capacitor left 39 agc r agc peak detector capacitor right 40 nc 41 - 42 a gnd l audio ground 43 v ref 2.4v reference 44 - 45 a 12v audio 12v supply 46 amplk r amplitude detector capacitor left 47 det r fm pll filter right 48 u75 r deemphasis time constant right 49 cpump r fm pll charge pump capacitor right 50 i ref current reference resistor 51 pk out r noise reduction peak detector output right 52 pk out l noise reduction peak detector output left 53 level l noise reduction level left 54 pk in l noise reduction peak detector input 55 fc l audio roll-off left 56 a gnd r audio ground 57 fc r audio roll-off right 58 pk in r noise reduction peak detector input right 59 level r noise reduction level right 60 s1 vid rtn tv-scart 1 video return 61 s3 vid rtn decoder-scart video return 62 vol r volume controlled audio out right 63 s3 vid out decoder-scart video output 64 s1 vid out tv-scart 1 video output 0056f-01.tbl pin assignment (continued) STV0056AF 3/27
pin description 1 - sound detection fmin this is the input to the two fm demodulators. it feeds two agc amplifiers with a bandwidth of at least 5-10mhz. there is one amplifier for each channel both with the same input. the agc ampli- fiers have a 0db to +40db range. z in = 5k w , min input = 2mv pp per subcarrier. max input = 500mv pp (max when all inputs are added together, when their phases coincide). agc l, agc r agc amplifiers peak detector capacitor connec- tions. the output current has an attack/decay ratio of 1:32. that is the ramp up current is approxi- mately 5 m a and decay current is approximately 160 m a. 11v gives maximum gain. these pins are also driven by a circuit monitoring the voltage on amplk l and amplk r respectively. amplk l, amplk r the outputs of amplitude detectors left and right. each requires a capacitor and a resistor to gnd. the voltage across this is used to decide whether there is a signal being received by the fm detector. the level detector output drives a bit in the detector i 2 c bus control block. amplk l and amplk r drive also respectively agc l and agc r. for instance when the voltage on amplk l is > (v ref + 1 v be ) it sinks current to v ref from pin agcl to reduce the agc gain. det l, det r respectively the outputs of the fm phase detector left and right. this is for the connection of an external loop filter for the pll. the output is a push-pull current source. cpump l, cpump r the output from the frequency synthesizer is a push-pull current source which requires a capacitor to ground to derive a voltage to pull the vco to the target frequency. the output is 100 m a to achieve lock and 2 m a during lock to provide a tracking time constant of approximately 10hz. v ref this is the audio processor voltage reference used through out the fm/audio section of the chip. as such it is essential that it is well decoupled to ground to reduce as far as possible the risk of crosstalk and noise injection. this voltage is de- rived directly from the bandgap reference of 2.4v. the v ref output can sink up to 500 m a in normal operation and 100 m a when in stand-by. i ref this is a buffered v ref output to an off-chip resistor to produce an accurate current reference, within the chip, for the biasing of amplifiers with current outputs into filters. it is also required for the noise reduction circuit to provide accurate roll-off fre- quencies. this pin should not be decoupled as it would inject current noise. the target current is 50 m a 2% thus a 47.5k w 1% is required. a 12v double bonded main power pin for the audio/fm section of the chip. the two bond connections are to the esd and to power the circuit and on chip regulators/references. a gnd l this ground pin is double bonded : 1) to channel left : rf section & vco, 2) to both agc amplifiers, channel left and right audio filter section. a gnd r this ground pin is double bonded : 1) to the volume control, noise reduction system, esd + mux + v ref 2) to channel right : rf section & vco STV0056AF 4/27
pin description (continued) 2 - baseband audio processing pk out l, pk out r, pk out the noise reduction control loop peak detector output requires a capacitor to ground from this pin, and a resistor to v ref pin to give some accurate decay time constant. an on chip 5k w 25 % resistor and external capacitor give the attack time. pk in l, pk in r or pk in each of these pins is an input to a control loop peak detector and is connected to the output of the offchip control loop band pass filter. level l, level r respectively the audio left and right signals of the fm demodulators are output to level l and level r pins through an input follower buffer. the off-chip filters driven by these pins must include ac cou- pling to the next stage (pk in l and pk in r pins respectively). fc l, fc r the variable bandwidth transconductance ampli- fier has a current output which is variable depend- ing on the input signal amplitude as defined by the control loop of the noise reduction. the output current is then dumped into an off-chip capacitor which together with the accurate current reference define the min/max rolloff frequencies. a resistor in series with a capacitor is connected to ground from these two pins. j17 l, j17 r the external j17 de-emphasis networks for chan- nels left and right. the amplifier for this filter is voltage input, current output. output with 500mv input will be 55 m a. to perform j17 de-emphasis with the stv0042, an external circuit is required. u75 l, u75 r external deemphasis networks for channels left and right. for each channel a capacitor and resistor in parallel of 75 m s time constant are connected between here and v ref to provide 75 m s de-empha- sis. internally selectable is an internal resistor that can be programmed to be added in parallel thereby converting the network to approx 50 m s de-empha- sis (see control block map). the value of the inter- nal resistors is 54k w 30 %. the amplifier for this filter is voltage input, current output ; with 500mv input the output will be 55 m a. vol l, vol r the main audio output from the volume control amplifier the signal to get output signals as high as 2v rms (+12db) on a dc bias of 4.8v. control is from +12db to -26.75db plus mute with 1.25db steps. this amplifier has short circuit protection and is intended to drive a scart connector directly via ac coupling and meets the standard scart drive requirements. these outputs feature high imped- ance mode for parallel connection. s2 out l, s2 out r, s3 out l, s3 out r these audio outputs are sourced directly from the audio mux, and as a result do not include any volume control function. they will output a 1v rms signal biased at 4.8v. they are short circuit pro- tected. these outputs feature high impedance mode for parallel connection and meet scart drive requirement. s2 rtn l, s2 rtn r, s3 rtn l, s3 rtn r these pins allow auxiliary audio signals to be con- nected to the audio processor and hence makes use of the on-chip volume control. for additional details please refer to the audio switching table. STV0056AF 5/27
pin description (continued) 3 - video processing b-band in ac-coupled video input from a tuner. z in > 10k w 25%. this drives an on-chip video amplifier. the other input of this amp is ac grounded by being connected to an internal v ref . the video amplifier has selectable gain from 0db to 12.7db in 63 steps and its output signal can be selected normal or inverted. uncl deem deemphasized still unclamped output. it is also an input of the video matrix. videem1 connected to an external de-emphasis network (for instance 625 lines pal de-emphasis). videem2 / 22khz connected to an external de-emphasis network (for instance 525 lines ntsc or other video de-em- phasis). alternatively a precise 22khz tone may be output by i 2 c bus control. clamp in this pin clamps the most negative extreme of the input (the sync tips) to 2.7v dc (or appropriate volt- age). the video at the clamp input is only 1v pp . this clamped video which is de-emphasised, fil- tered and clamped (energy dispersal removed) is normal, negative syncs, video. this signal drives the video matrix input called normal video. it has a weak (1.0 m a 15 %) stable current source pulling the input towards gnd. otherwise the input impedance is very high at dc to 1khz z in > 2m w . video bandwidth through this is -1db at 5.5mhz. the clamp input dc restore voltage is then used as a means for getting the correct dc voltage on the scart outputs. s3 vid rtn this input can be driven for instance by the de- coder. this input has a dc restoration clamp on its input. the clamp sink current is 1 m a 15% with the buffer z in > 1m w . s2 vid rtn, s1 vid rtn external video input 1.0v pp ac coupled 75 w source impedance. this input has a dc restoration clamp on its input. the clamp sink current is 1 m a 15% with the buffer z in > 1m w . this signal is an input to the video matrix. s1 vid out, s2 vid out video drivers for scart 1 and scart 2. an external emitter follower buffer is required to drive a 150 w load. the average dc voltage to be 1.5v on the o/p. the signal is video 2.0v pp 5.5mhz bw with sync tip = 1.2v. these pins get signals from the video matrix. the signal selected from the video matrix for output on this pin is controlled by a control register. this output also feature a high impedance mode for parallel connection. s3 vid out this output can drive for instance a decoder. also it is able to pass 10mhz ; z out < 75 w . video on this pin will be 2v pp . the black level of the ouput video signal can be adjusted through i 2 c bus con- trol to easily interface with on-board videocrypt decoder. this output feature an high impedance mode for parallel connection. v 12v + 12v double bonded : esd+guard rings and video circuit power. v gnd doubled bonded. clean vid in gnd. strategically placed video power ground connection to reduce video currents getting into the rest of the circuit. 4 - control block gnd 5v the main power ground connection for the control logic, registers, the i 2 c bus interface, synthesizer & watchdog and xtlosc. v dd 5v digital +5v power supply. scl this is the i 2 c bus clock line. clock = dc to 100khz. requires external pull up eg. 10k w to 5v. sda this is the i 2 c bus data line. requires external pull up eg. 10k w to 5v. i/o / 22khz general purpose input output pin or 22khz output. xtl this pin allows for the on-chip oscillator to be either used with a crystal to ground of 4mhz or 8mhz, or to be driven by an external clock source. the external source can be either 4mhz or 8mhz. a programmable bit in the control block removes a ? 2 block when the 4mhz option is selected. ha hardware address with internal 135 m a pull down. chip address is 06 when this pin is grouded and chip address is 46 when connected to v dd . STV0056AF 6/27
STV0056AF b-band video processing 6 x 3 video matrix 2 4 from tuner audio matrix + volume fm demodulation 2 channels from tuner wegener panda + deemphasis 2 i 2 c bus interface from tv, vcr/decoder 22khz to lnb 3 3 to tv, vcr/decoder active in stand-by 0056f-02.eps general block diagram clamp clamp black level adjust normal decoder return to decoder to vcr s2 vid out s3 vid out s3 vid rtn clamp in clamp vcr return s2 vid rtn clamp tv return s1 vid rtn s1 vid out to tv g b-band in 22khz tone baseband lpf videem1 videem2/22khz uncl deem ntsc pal ? 2 deemphasized 1 9 12 8 6 61 4 60 63 64 2 16 25 i/o/22khz STV0056AF 0056f-03.eps video processing block diagram STV0056AF 7/27
u75 r STV0056AF pk out r pk in r level r fc r b a k4 s3 rtn r j17 r det r pll filter k2 a k1 c abc k5 mono stereo s2 out r vol r tv audio r 47 decoder vcr abc k6 s3 out r 29 48 b a c b s2 rtn r audio decoder return audio decoder out k3 a b anrs audio deemphasis 4 24 21 51 58 59 57 7 18 62 6db 6db -6db -6db 0056f-04.eps audio processing block diagram (channel right) u75 l STV0056AF pk out l pk in l level l fc l b a k4 s3 rtn l j17 l det l pll filter k2 a k1 c abc k5 mono stereo s2 out l vol l tv audio l 36 decoder vcr abc k6 s3 out l 30 37 b a c b s2 rtn l audio decoder return audio decoder out k3 a b anrs audio deemphasis 4 23 20 52 54 53 55 5 17 3 6db 6db -6db -6db 0056f-05.eps audio processing block diagram (channel left) STV0056AF 8/27
audio deemphasis + anrs vol out aux out audio pll dec rtn k 1a k 5b k 5c k 5a k 1b aux in k dec out k 6c k 6a k 1c 6b 0056f-06.eps audio switching k 4 :a ? anrs input non-scrambled audio b ? anrs input descrambled audio k 2 k 3 a b 1 b 2 c a a a a no anrs, no de-emphasis no anrs, 50 m s no anrs, 75 m s no anrs, j17 a b 1 b 2 c b b b b anrs, no de-emphasis anrs, 50 m s anrs, 75 m s anrs, j17 agc level detector 1 level detector 2 fm in agc r amplk r v ref reg8 b4 bias 90 0 vco audio r det r cpump r synthesizer STV0056AF amp. detect sw1 phase detect v ref fm dev. select. sw4 sw2 agc level detector 1 level detector 2 agc l amplk l v ref bias 90 0 vco audio l det l cpump l amp. detect sw3 phase detect v ref fm dev. select. watchdog watchdog reg8 b0 19 39 46 22 38 47 49 36 35 0056f-07.eps fm demodulation block diagram STV0056AF 9/27
circuit description video section the composite video is first set to a standard level by means of a 64 step gain controlled amplifier. in the case that the modulation is negative, an inverter can be switched in. one of two different external video de-emphasis networks (for instance pal and ntsc) is select- able by an integrated bus controlled switch. then energy dispersal is removed by a sync tip clamping circuit, which is used on all inputs to a video switching matrix, thus making sure that no dc steps occur when switching video sources. the matrix can be used to feed video to and from decoders, vcrs and tvs. a bus controlled black level adjustment circuit is provided on the decoder output allowing a direct connection to an on-board videocrypt decoder. additionaly all the video outputs are tristate type (high impedance mode is supported), allowing a simple parallel connections to the scarts (twin tuner applications). audio section the two audio channels are totally independent except for the possibility given to output on both channels only one of the selected input audio chan- nels. to allow a very cost effective application, each channel uses pll demodulation. neither external complex filter nor ceramic filters are needed. the frequency of the demodulated subcarrier is chosen by a frequency synthesizer which sets the frequency of the internal local oscillator by com- paring its phase with the internally generated reference. when the frequency is reached, the microprocessor switches in the pll and the de- modulation starts. at any moment the microproces- sor can read from the device (watchdog registers) the actual frequency to which the pll is locked. it can also verify that a carrier is present at the wanted frequency (by reading amplk status bit) thanks to a synchronous amplitude detector, which is also used for the audio input agc. in order to maintain constant amplitude of the recovered audio regardless of variations between satellites or subcarriers, the pll loop gain may be programmed from 56 values. any frequency deviation can be accomodated (from 30khz till 400khz). two different networks can be permanently con- nected for either 75 m s or j17 de-emphasis. if 50 m s de-emphasis is required, this can be inserted by an internal switch, thus allowing a worldwide applica- tion. the STV0056AF is intended to be compatible with wegener panda system. two types of audio outputs are provided : one is a fixed 1v rms and the other is a gain controlled 2v rms max. the control range being from +12db to -26.75db with 1.25db steps. this output can also be muted. a matrix is implemented to feed audio to and from decoders vcrs and tvs. noise reduction system and de-emphasis can be inserted or by-passed through bus control. also all the audio outputs are tristate-type (high impedance mode is supported), allowing a simple parallel connections to the scarts (twin tuner appli- cations). others a 22khz tone is generated for lnb control. it is selectable by bus control and available on one of the two pins connected to the external video de-emphasis networks. one general purpose i/o is also available on the STV0056AF. by means of the i 2 c bus there is the possibility to drive the ics into a low power consumption mode with active audio and video matrixes. inde- pendantly from the main power mode, each indi- vidual audio and video output can be driven to high impedance mode. STV0056AF 10/27
absolute maximum ratings symbol parameter value unit v cc v dd supply voltage 15 7.0 v v p tot total power dissipation 900 mw t oper operating ambient temperature 0, + 70 o c t stg storage temperature -55, + 150 o c 0056f-03.tbl thermal data symbol parameter value unit rth(j-a) thermal resistance junction-ambient max. 55 o c/w 0056f-04.tbl dc and ac electrical characteristics (v cc = 12v, v dd = 5v, t amb = 25 o c unless otherwise specified) symbol parameter test conditions min. typ. max. unit v cc v dd sypply voltage 11.4 4.75 12 5.0 12.6 5.25 v v iq cc iq dd supply current all audio and all video outputs activated 55 8 70 15 ma ma iqlp cc iqlp dd supply current at low power mode all audio and all video outputs are in high impedance mode 27 6 35 9 ma ma audio demodulator fmin fm subcarrier input level (pin fmin for agc action) vco locked on carrier at 6mhz 560k w load on amplock pins 180k w load on det pins 5 500 mv pp deth detector 1 and 2 (amplock pins) (threshold for activating level detector 2) 8mv pp fmin 500mv pp carrier without modulation 2.90 3.10 3.30 v vcomi vco mini frequency v cc : 11.4 to 12.6v, t amb : 0 to 70 o c 5 mhz vcoma vco maxi frequency 10 mhz ap50 1khz audio level at pll output (det pins) 0.5v pp 50khz dev. fm input, coarse deviation set to 50khz (reg. 05 = 36 hex ) 0.6 1 1.35 v pp apa50 1khz audio level at pll output (det pins) 0.5v pp 50khz dev. fm input, coarse and fine settings used 0.92 1 1.08 v pp fmbw fm demodulator bandwidth gain at 12khz versus 1khz 180k w , 82k w 22pf on det pins 0 0.3 1 db dpco digital phase comparator output current (cpump pins) average sink and source current to external capacitor 60 m a automatic noise reduction system lrs output level (pins level) 1v pp on left and right channel 0.9 1 1.1 v pp ldor level detector output resistance (pins pk out) 4.0 5.4 6.8 k w ndft level detector fall time constant (pins pk out) external 22nf to gnd and 1.2m w to v ref 26.4 ms ndll bias level (pins pk out) no audio in 2.40 v llcf noise reduction cut-off frequency at low level audio 100mv pp on det pins, external capacitor 330pf (fc pins) 0.85 khz hlcf noise reduction cut-off frequency at high level audio 1v pp on det pins, external capacitor 330pf (fc pins) 7 khz 0056f-05.tbl STV0056AF 11/27
dc and ac electrical characteristics (continued) (v cc = 12v, v dd = 5v, t amb = 25 o c unless otherwise specified) symbol parameter test conditions min. typ. max. unit audio output (pins vol out r, vol out l) dcol dc output level 4.8 v aoln audio output level with reg 00 = 1a fm input as for apa50 no de-emphasis, no pre-emphasis no noise reduction 1.5 1.9 2.34 v pp aol50 audio output level with reg 00 = 1a fm input as for apa50 50 m s de-emphasis, 27k w //2.7nf load no pre-emphasis, no noise reduction 2.0 3.3 4.0 v pp aol75 audio output level with reg 00 = 1a fm input as for apa50 75 m s de-emphasis, 27k w //2.7nf load no pre-emphasis, no noise reduction 2.0 3.3 4.0 v pp aol17 audio output level with reg 00 = 1a fm input as for apa50 j17 de-emphasis, 36k w 4.7k w 8.2nf load no pre-emphasis, no noise reduction 2.0 3.2 4.0 v pp ama1 audio output attenuation with mute-on. reg 00 = 00. 1v pp - 1khz from s2 rtn pins 60 65 db mxat max attenuation before mute. reg 00 = 01. 1khz, from s2 rtn pins 32.75 db mxag audio gain. reg 00 = 1f. 1khz, from s2 rtn pins 5 6 7 db astp attenuation of each of the 31 steps 1khz 1.25 db thda1 thd with reg 00 = 1a 1v pp -1khz from s2 rtn pins 0.15 % thda2 thd with reg 00 = 1a 2v pp -1khz from s2 rtn pins 0.3 1 % thdfm thd with reg 00 = 1a fm input as for apa50 75 m s de-emphasis, anrs on 0.3 1 % acs audio channel separation 1v pp -1khz on s2 rtn pins 60 74 db acsfm audio channel separation at 1khz - 0.5 v pp - 50khz deviation fm input on one channel - 0.5v pp no deviation fm input on the other channel - reg 05 = 36 hex - 75 m s de-emphasis, no anrs 60 db snfm signal to noise ratio fm input as for apa50, 75 m s de-emphasis, no anrs, unweighted 56 db snfmnr signal to noise ratio fm input as for apa50 75 m s de-emphasis, anrs on, unweighted 69 db z out l z out h audio output impedance low impedance mode high impedance mode 30 18 44 55 w k w auxiliary audio output (pins s2 out r, s2 out l, s3 out r, s3 out l) dcolao dc output level aux. input pins open circuit 4.8 v aolns audio output level on s2 and s3 fm input as for apa50 no de-emphasis, no pre-emphasis no noise reduction 1.55 2 2.42 v pp aol50s audio output level on s2 and s3 fm input as for apa50 50 m s de-emphasis, 27k w //2.7nf load no pre-emphasis, no noise reduction 2.0 3.4 4.0 v pp aol75s audio output level on s2 and s3 fm input as for apa50 75 m s de-emphasis, 27k w //2.7nf load no pre-emphasis, no noise reduction 2.0 3.4 4.0 v pp aol17s audio output level on s2 and s3 fm input as for apa50 j17 de-emphasis, 36k w 4.7k w 8.2nf load no pre-emphasis, no noise reduction 2.0 3.3 4.0 v pp agao s2 to s3 audio gain and s3 to s2 audio gain 1khz -1 0 +1 db thda02 thd on s2, input in s3 2v pp - 1khz from aux input pins 0.04 0.2 % 0056f-06.tbl STV0056AF 12/27
dc and ac electrical characteristics (continued) (v cc = 12v, v dd = 5v, t amb = 25 o c unless otherwise specified) symbol parameter test conditions min. typ. max. unit auxiliary audio output (pins s2 out r, s2 out l, s3 out r, s3 out l) (continued) thdaofm thd on s2 or s3 fm input as for apa50 75 m s de-emphasis, no anrs 0.3 1 % z out l z out h audio output impedance low impedance mode high impedance mode 30 60 44 100 55 w k w i/o v il v ih low level input high level input 2.4 0.8 v v v ol v oh low level output high level output i sink = 2ma i source = 2ma 3.2 0.2 4.6 0.4 v v lnb t tone frequency 22.2 22.2 22.2 khz lnb d tone signal duty cycle no load connected on i/o 49 50 51 % reset rtccu end of reset threshold for v cc v dd = 5v, v cc going up 8.7 v rtccd start of reset threshold for v cc v dd = 5v, v cc going down 7.9 v rtddu end of reset threshold for v dd v cc = 12v, v dd going up 3.8 v rtddd start of reset threshold for v dd v cc = 12v, v dd going down 3.5 v composite signal processing vidc vid in external load current < 1 m a 2.25 2.45 2.65 v zvi vid in input impedance 7 11 14 k w deodc dc output level (pins videem) 2.25 2.45 2.65 v deomx max ac level before clipping (pins videem) gv = 0db, reg 01 = 00 2 v pp dgv gain error vs gv @ 100khz gv = 0 to 12.7db, reg 01 = 00 ? 3f -0.5 0 0.5 db invg inverter gain -0.9 -1 -1.1 visog video input to scart outputs gain de-emphasis amplifier mounted in unity gain, normal video selected -1 0 1 db debw bandwidth for 1v pp input measured on pins videem @ - 3db with gv = 0db, reg 01 = 00 10 mhz dfg differential gain on sync pulses measured on pins videem gv = 0db, 1v pp cvbs + 0.5v pp 25hz sawtooth (input : vid in) 1% itmod intermodulation of fm subcar- riers with chroma subcarrier 7.02 and 7.2mhz sub-carriers, 12.2db lower than chroma -60 db clamp stages (pins clamp in, s1, s2, s3 vid rtn) iskc clamp input sink current v in = 3v 0.511.5 m a iscc clamp input source current v in = 2v 40 50 60 m a video matrix xtk output level on any output when 1v pp cvbs input is selected for any other output @ 5mhz tbd db bfg output buffer gain (pins s1 vid out, s2 vid out, s2 vid out) @ 100khz 1.87 2 2.13 dcolvh dc output level high impedance mode 0 0.2 v z out hv video output impedance high impedance mode 16 23 30 k w vcl sync tip level on selected outputs (pins s1 vid out, s2 vid out) 1v pp cvbs through 10nf on input 1.05 1.3 1.55 v vcl s3 sync tip level at s3 vid out with black level adjust register 4 b6 b7 00 01 10 11 1.36 1.52 1.67 1.84 v v v v 0056f-07.tbl STV0056AF 13/27
50a 1a 10k w pins 60 - 4 61 - 6 s1 vid rtn s2 vid rtn s3 vid rtn clamp in v dd 5v gnd 0v v dd 9v 0056f-08.eps figure 1 2.3ma gnd 0v 4 v cc 12v vid mux 10k w 16.7k w gnd 0v i black level 60 w s3 vid out v ref 2.4v 25k w 63 0056f-09.eps figure 2 2.3ma gnd 0v 4 v cc 12v vid mux 10k w 20k w gnd 0v 60 w pins 64 - 2 s1 vid out s2 vid out v ref 2.4v 20k w 0056f-10.eps figure 3 125a 6/2 10/2 videem1 12 0056f-12.eps figure 5 125a 6/2 10/2 videem2/22khz v dd 5v 100/2 60/2 22khz 9 0056f-13.eps figure 6 pin internal circuitry s1 vid rtn, s2 vid rtn, s3 vid rtn, clamp in 50 m a source is active only when vidin < 2.7v. s3 vid out i black level is i 2 c programmable from source 16 m a to sink 33 m a equivalent to an offset voltage of -150mv to + 300mv. the 60 w collector resistor is for short cct. protection. s1 vid out, s2 vid out same as above but with no black level adjustment. uncl deem same as above but with no black level adjustment and slightly different gain. videem1 ron of the transistor gate is ? 10k w . videem2 / 22khz ron of the transistor gate is ? 10k w . 2.3ma gnd 0v 4 v cc 12v in 10k w 16.7k w gnd 0v 60 w uncl deem v ref 2.4v 25k w 8 0056f-11.eps figure 4 v ref 2.4v b-band in 6.5k w 10k w 85a gnd 0v 0.5pf 16 0056f-14.eps figure 7 vid in STV0056AF 14/27
audio pins 51 - 52 pk out r pk out l peak detector 5k w 3.4v clamp 1 1 v dd 9v 0056f-15.eps figure 8 pin 55 - 57 fc l - fc r 1 1 v dd 9v ivar 0056f-16.eps figure 9 audio 2.4v bias 20k w gnd 0v pins 5 - 7 - 23 - 24 s2 out l s2 out r s3 out l s3 out r 20k w 0056f-18.eps figure 11 50a pins 17 - 18 - 20 - 21 s2 rtn l - s2 rtn r s3 rtn l - s3 rtn r 4.8v 25k w 0056f-19.eps figure 12 audio 2.4v bias 30k w gnd 0v 30k w pins 62 - 3 vol out r vol out l 15k w 4.8v 0056f-17.eps figure 10 50a fm in 2.4v 10k w 10k w left channel right channel 19 50a 0056f-20.eps figure 13 1 2.4v i ref 50 0056f-21.eps figure 14 pk out r, pk out l fc l, fc r ivar is controlled by the peak det audio level max. 15 m a (1v pp audio). vol out r, vol out l audio output with volume and scart driver with +12db of gain for up to 2v rms . the opamp has a push-pull output stage. s2 out l, s2 out r, s3 out l, s3 out r same as above but with gain fixed at +6db. s2 rtn l, s2 rtn r, s3 rtn l, s3 rtn r 4.8v bias voltage is the same as the bias level on the audio outputs. fm in the other input for each channel is internally biased in the same way via 10k w to the 2.4v v ref . i ref the optimum value if i ref is 50 m a 2% so an external resistor of 47.5k w 1% is required. 180/2 mux 100/2 i/o/22khz 10/2 91/2 205 w esd iic reg 22khz 25 0056f-22.eps figure 15 i/o / 22khz the input is ttl compatible. the output is tri-stateable. pin internal circuitry (continued) scl this is the input to a schmitt input buffer made with a cmos amplifier. scl 24/4 205 w esd 26 0056f-23.eps figure 16 STV0056AF 15/27
sda 24/4 205 w esd 600/2 gnd 0v 27 0056f-24.eps figure 17 pins 30 - 29 37 - 48 j17 l - j17 r u75 l - u75 r i2 i1 0056f-25.eps figure 18 ha 25/2 10/2 205 w esd gnd 0v 150a 28 0056f-26.eps figure 19 750a 460 w xtl gnd 0v 2 3 2 500a 5pf 460 w 3 750a 31 0056f-27.eps figure 20 pins 35-49 cpump l cpump r vco input 1a 1a loop filter tracking 100a 100a dig synth 0056f-28.eps figure 21 sda input same as above. output pull down only : relies on external resistor for pull-up. j17 l, j17 r, u75 l, u75 r i1 - i2 = 2 x audio / 18k w . eg 1v pp audio : 55 m a. the are internal switches to match the audio level of the different standards. ha input with cmos levels. xtl cpump l, cpump r an offset on the pll loop filter will cause an offset in the two 1 m a currents that will prevent the pll from drifting-off frequency. det l, det r i2 - i1 = f (phase error). v ref 2.4v pin 38 pin 46 amplk l amplk r 10k w i1 2 i2 160a 5a pin 22 pin 39 agc l agc r to vca 0056f-30.eps figure 23 amplk l, amplk r, agc l, agc r i2 and i1 from the amplitude detecting mixer. pins 36 - 47 det l - det r i2 i1 0056f-29.eps figure 22 pin internal circuitry (continued) STV0056AF 16/27
4 vbg 1.2v v ref (2.4v) 10k w 10k w gnd 0v 400a 43 0056f-31.eps figure 24 1 v ref 2.4v pins 59 - 53 level r level l 50k w 100a 49k w 49k w sw audio 0056f-32.eps figure 25 1 v ref 2.4v pins 58 - 54 pk in r pk in l 67k w 100a to peak det 0056f-33.eps figure 26 video pads v dd 5v gnd 5v digital pads 205 w a 12v a gnd r audio pads + bip 12v - substrate dzpn1 dzpn1 dzpn1 bip 10vpl vpp vmm 56 pins 41 - 42 a gnd l pins 10 - 11 v 12v pins 13 - 14 v gnd 32 33 0056f-34.eps figure 27 v ref the 400 m a source is off during stand-by mode. level l, level r pk in l, pk in r v 12v doubled bonded (two bond wires and two pads for one package pin) : - one pad is connected to all of the 12v esd and video guard rings. - the second pad is connected to power up the video block. v gnd doubled bonded : - one pad is connected to power-up all of the video mux and i/o. - the second pad is only as a low noise gnd for the video input. v dd 5v, gnd 5v connected to xtl oscillator and the bulk of the cmos logic and 5v esd. a gnd doubled bonded : - one pad connected to the left vco, dividers, mixers and guard ring. the guard connection is star connected directly to the pad. - the second pad is connected to both agc amps and the deemphasis amplifiers, frequency syn- thesis and fm deviation selection circuit for both channels. a 12v doubled bonded : - one pad connected to the esd and guard ring. - the second pad is connected to the main power for all of the audio parts. a gnd r boubled bonded : - one pad connected to the right vco, dividers, mixers and guard ring. the guard connection is star connected directly to the pad. - the second pad is connected to the bias block, audio noise reduction, volume, mux and esd. a third bond wire on this pin is connected directly to the die pad (substrate). pin internal circuitry (continued) STV0056AF 17/27
i 2 c protocol 1) writing to the chip s -start condition p -stop condition chip addr - 7 bits. programmable 06h or 46h (STV0056AF only) with pin ha. w -write/read bit is the 8th bit of the chip address. a -acknowledge after receiving 8 bits of data/adress. reg addr address of register to be written to, 8 bits of which bits 3, 4, 5, 6 & 7 are x or dont care ie only the first 3 bits are used . data 8 bits of data being written to the register. all 8 bits must be written to at the same time. reg addr/a/data/a can be repeated, the write process can continue untill terminated with a stop condition. if the reg addr is higher than 07 then iic protocol will still be met (ie an a generated). example : s06w a00a55a01a8f a p 2) reading from the chip when reading, there is an auto-increment feature. this means any read command always starts by reading reg 8 and will continue to read the following registers in order after each acknowledge or until there is no acknowledge or a stop. this function is cyclic that is it will read the same set of registers without re-addressing the chip. there are two modes of operation as set by writing to bit 7 of register 0. read 3 registers in a cyclic fashion or all 5 registers in a cyclic fashion. note only the last 5 of the 11 registers can be read. reg0 bit 7 = l t start / chip add / r / a / reg 8 / a / reg 9 / a / reg 0a / a / reg 8 / a / reg 9 / a / reg 0a /... / p / reg0 bit 7 = h t start / chip add / r / a / reg 8 / a / reg 9 / a / reg 0a / a / reg 7 / a / reg 6 / a / reg 8 / a / reg 9 / a / reg 0a / a / reg 7 / a / reg 6 / ... / p / control registers reg 0 write only bit (default 00 hex ) 0 l select 5 bits audio volume control 00h = mute 1 l select 5 bits audio volume control 01h = -26.75db 2 l select 5 bits audio volume control : : : : : 3 l select 5 bits audio volume control 1.25db steps up to 4 l select 5 bits audio volume control 1fh = +12db 5 l audio mux switch k4 - anrs i/p select (l = pll) 6 l audio mux switch k3 - anrs select (l = no anrs, h = anrs) 7 l l = read 3 registers, h = read 5 registers reg 1 write only bit (default 00 hex ) 0 l select video gain bits 1 l select video gain bits 00h = 0db 2 l select video gain bits 01h = +0.202db 3 l select video gain bits 02h = +0.404db 4 l select video gain bits n = + 0.202 db * n 5 l select video gain bits 3fh = + 12.73 db 6 l selected video invert (h = inverted, l = non inverted) 7 l video deemphasis 1 / video deemphasis 2 (l : v id de-em 1) STV0056AF 18/27
control registers (continued) reg 2 write only bit (default f7 hex ) 0 h select video source for scart 1 o/p 1 h select video source for scart 1 o/p 2 h select video source for scart 1 o/p 3 l select 4.000mhz or 8.000mhz clock speed (l = 8mhz) 4 h select audio source for volume output (switch k1) 5 h select audio source for volume output (switch k1) 6 h select left/right/stereo for volume output 7 h select left/right/stereo for volume output reg 3 write only bit (default f7 hex ) 0 h select video source for scart 2 o/p 1 h select video source for scart 2 o/p 2 h select video source for scart 2 o/p 3 l video deemphais 2 / 22khz (h : 22khz) 4 h select audio source for scart 2 output (switch k5) 5 h select audio source for scart 2 output (switch k5) 6 h audio deemphasis select (switch k2) 7 h audio deemphasis select (switch k2) reg 4 write only bit (default bf hex ) 0 h select source for video decoder o/p 1 h select source for video decoder o/p 2 h select source for video decoder o/p 3 h stand-by or low power mode (h = low power) 4 h select audio source for scart 3 output (switch k6) 5 h select audio source for scart 3 output (switch k6) 6 l black level adjust on scart 3 video 7 h black level adjust on scart 3 video reg 5 write only bit (default b5 hex ) 0 h fm deviation selection -- default value for 50khz modulation 1 l fm deviation selection 2 h fm deviation selection 3 l fm deviation selection 4 h fm deviation selection 5 h fm deviation selection (l = double the fm deviation) 6 l select 22khz for i/o (pin 29 / STV0056AF) 7 h select tp50a (h) or i/o (pin 29 / STV0056AF). tp50a for test only. reg 6 write/read bit (default 86 hex ) 0 l status of i/o 1 h select data direction of i/o 1 ( h = output) 2 h select frequency synthesizer 1 off/on (l = off) 3 l select frequency synthesizer 2 off/on (l = off) 4 l select rf source (l = off) to fm det 1 5 l select rf source (l = off) to fm det 2 6 l select frequency for pll synthesizer - lsb (bit 0) of 10-bit value 7 h select frequency for pll synthesizer - bit 1 of 10-bit value STV0056AF 19/27
control registers (continued) reg 7 write/read bit (default af hex ) 0 h select frequency for pll synthesizer - bit 2 of 10-bit value 1 h select frequency for pll synthesizer 2 h select frequency for pll synthesizer 3 h select frequency for pll synthesizer 4 l select frequency for pll synthesizer 5 h select frequency for pll synthesizer 6 l select frequency for pll synthesizer 7 h select frequency for pll synthesizer - bit 9, msb (10th bit) of 10-bit value reg 8 read only bit 0 subcarrier detection (det 1) (l = no subcarrier) 1 not used 2 read frequency of watchdog 1 - lsb (bit 0) of 10-bit value 3 read frequency of watchdog 1 - bit 1 of 10-bit value 4 subcarrier detection (det 2) (l = no subcarrier) 5 not used 6 read frequency of watchdog 2 - bit 0 of 10-bit value 7 read frequency of watchdog 2 - bit 1 of 10-bit value reg 9 read only bit (default af hex ) 0 read frequency of watchdog 1 - bit 2 of 10-bit value 1 read frequency of watchdog 1 2 read frequency of watchdog 1 3 read frequency of watchdog 1 4 read frequency of watchdog 1 5 read frequency of watchdog 1 6 read frequency of watchdog 1 7 read frequency of watchdog 1 - bit 9, msb (10th bit) of 10-bit reg 0a read only bit 0 read frequency of watchdog 2 - bit 2 of 10-bit value 1 read frequency of watchdog 2 2 read frequency of watchdog 2 3 read frequency of watchdog 2 4 read frequency of watchdog 2 5 read frequency of watchdog 2 6 read frequency of watchdog 2 7 read frequency of watchdog 2 - bit 9, msb (10th bit) of 10-bit STV0056AF 20/27
control registers (continued) video mux truth tables register 2 <0:2> t scart 1 video output control register 3 <0:2> t scart 2 video output control register 4 <0:2> t scart 3 decoder output control the truth table for the three scart outputs are the same. register 2/3/4 video output bit<2> 0 0 0 0 1 1 1 1 bit<1> 0 0 1 1 0 0 1 1 bit<0> 0 1 0 1 0 1 0 1 baseband video de-emphasized video normal video scart 3 return scart 2 return scart 1 return nothing selected high z or low power (default) register 4 black level adjust on scart 3 bit <7> 0 1 0 1 bit <6> 0 0 1 1 -150mv 0 (default) +150mv +300mv audio mux truth tables register 2 switch k1/audio source selection for volume output bit <5> 0 1 0 1 bit <4> 0 0 1 1 a c b - volume output audio deemphasis (k2 switch o/p) scart 2 return scart 3 return high z or low power (default) register 3 switch k2/audio deemphasis bit <7> 0 1 0 1 bit <6> 0 0 1 1 a c b b audio deemphasis no deemphasis j17 50 m s 75 m s (default) register 0 switch k3 & k4 bit <6> 0 1 x x bit <5> x x 0 1 a b a b anrs i/o select noise reduction off noise reduction on (default) i/p = pll i/p = scart 3 return register 3 switch k5/audio source selection for scart 2 bit <5> 0 1 0 1 bit <4> 0 0 1 1 c a b - aux audio output pll output scart 3 return audio deemphasis (k2 switch o/p) high z or low power state (default) register 4 switch k6/audio source selection for scart 3 bit <5> 0 1 0 1 bit <4> 0 0 1 1 a c b - audio decoder output pll output audio deemphasis (k2 switch o/p) scart 2 return high z or low power state (default) STV0056AF 21/27
control registers (continued) register 2 left / right / stereo on volume output bit <7> 0 1 1 bit <6> 0 0 1 mono left / channel 1 mono right / channel 2 stereo left & right (default) register 5 : fm deviation selection 43210 selected nominal carrier modulation bit 5 = 0 bit 5 = 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 do not use do not use do not use cal. set. (2v) 592khz 534khz 484khz 436khz 396khz 358khz 322khz 292khz 266khz 240khz 218khz 196khz 179khz 161khz 146khz 122khz 120khz 109khz 98khz 89khz 78khz 71khz 65khz 58khz 53khz 48.6khz 43.8khz 39.6khz cal : do not use = 0.3373v offset on vco cal : do not use = 0.3053v offset on vco cal : do not use = 0.2763v offset on vco calibration setting (1v offset on vco) 296khz modulation 267khz modulation 242khz 218khz 198khz 179khz 161khz 146khz 133khz 120khz 109khz 98.3khz 89.7khz 80.9khz 73.1khz 66.0khz 60.0khz 54.4khz = default power up state 49.1khz 44.3khz 39.8khz 35.9khz 32.4khz 29.1khz 26.7khz 24.3khz 21.9khz 19.7khz example : default power up state 54.4khz t 54.4khz. register 1 bit <7> register 3 bit <3> video deemphasis/22khz 0 0 1 1 0 1 0 1 deemphasis 1 (default) deemphasis 1 + 22khz deemphasis 2 deemphasis 2 register 5 digital i/o (STV0056AF pin 29) bit <7> 0 0 1 1 bit <6> 0 1 0 1 i/o (refer to register 6 bit <0> bit <1>) 22khz do not use (for test only) (default) 22khz STV0056AF 22/27
fm demodulation software routine with the STV0056AF circuit, for each channel, three steps are required to acheive a fm demodulation : -1 st step :to set the demodulation parameters : fm deviation selection, subcarrier frequency selection. -2 nd step : to implement a waiting loop to check the actual vco frequency. -3 rd step :to close the demodulation phase locked loop (pll). refering to the fm demodulation block diagram (page 12), the frequency synthesis block is com- mon to both channels (left and right) ; consequently two complete sequences have to be done one after the other when demodulating stereo pairs. detailed description conventions : - r = stands for register - b = stands for bit example : r05 b2 = register 05, bit 2 for clarity, the explanations are based on the fol- lowing example : stereo pair 7.02mhz/l 7.20mhz/r, deviation 50khz max. 1st step (left) : setting the demodulation parameters a. the fm deviation is selected by loading r5 with the appropriate value. (see r5 truth table). nb : very wide deviations (up to 592khz) can be accomodated when r5 b5 is low. corresponding bandwidth can be calculated as follows : bw ? 2 (fm deviation + audio bandwidth) bw ? 2 (value given in table + audio bandwidth) in the example : r5bits76543210 xx110110 b. the subcarrier frequency is selected by launching a frequency synthesis (the vco is driven to the wanted frequency). this operation requires two actions : - to connect the vco to the frequency synthesis loop. refering to the fm block diagram (page 12): sw4 closed t r6 b2 = h sw3 to bias t r6 b4 = l sw2 to bias t r6 b3 = l sw1 opened t r6 b5 = l - to load r7 and r6 b6 b7 with the value corre- sponding to the left channel frequency. this 10 bits value is calculated as follows : subcarrier frequency = coded value x 10khz (10khz is the minimum step of the frequency synthesis function) considering that the tunning range is comprised between 5 to 10mhz, the coded value is a number between 500 and 1000 (2 10 = 1024) then 10 bits are required. example : 7.02mhz = 702 x 10khz 702 t 1010 1111 10 t af + 10 r7 is loaded with af and r6 b6 : l, r6 b7 : h. the table 1 gives the setting for the most common subcarrier frequencies. table 1 : frequency synthesis register setting for the most common subcarrier frequencies subcarrier frequency (mhz) register 7 (hex) register 6 bit 7 bit 6 5.58 8b 1 0 5.76 90 0 0 5.8 91 0 0 5.94 94 1 0 6.2 9b 0 0 6.3 9d 1 0 6.4 a0 0 0 6.48 a2 0 0 6.5 a2 1 0 6.6 a5 0 0 6.65 a6 0 1 6.8 aa 0 0 6.85 ab 0 1 7.02 af 1 0 7.20 b4 0 0 7.25 b5 0 1 7.38 b8 1 0 7.56 bd 0 0 7.74 c1 1 0 7.85 c4 0 1 7.92 c6 0 0 8.2 cd 0 0 8.65 d8 0 1 STV0056AF 23/27
fm demodulation software routine (continued) 2 nd step (left) : vco frequency checking (vco) this second step is actually a waiting loop in which the actual running frequency of the vco is meas- ured. to exit of this loop is allowed when : subcarrier frequency - 10khz measured frequency sub- carrier frequency + 10khz ( 10khz is the maxi- mum dispersion of the frequency synthesis function). in practice, r8 b2 b3 and r9 are read and com- pared to the value loaded in r6 b6 b7 and r7 1 bit. note : the duration of this step depends on how large is frequency difference between the start frequency and the targeted frequency. typically : - the rate of change of the vco frequency is about 3.75mhz/s (c pump = 10 m f) - in addition to this settling time, 100ms must be added to take into account the sampling period of the watchdog. 3 rd step (left) the fm demodulation can be started by connecting the vco to the phase locked loop (pll). in practice : - sw3 closed t r6 b4 = h - sw4 opened t r6 b2 = l after this sequence of 3 steps for left channel, a similar sequence is needed for the right channel. note : in the sequence for the right, there is no need to again select the fm deviation (once is enough for the pair). general remark before to enable the demodulated signal to the audio output, it is recommanded to keep the muting and to check whether a subcarrier is present at the wanted frequency. such an information is available in r8 b0 and r8 b4 which can be read. two different strategies can be adopted when ena- bling the output : - either both left and right demodulated signals are simultaneously authorized when both channel are ready. - or while the right channel sequence is running, the already ready left signal is sent to the left and right outputs and the real stereo sound l/r is output when both channels are ready. this second option gives sound a few hundreds of ms before the first one. STV0056AF 24/27
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 j1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 j3 r101 470 w q101 bc547 c102 2.2f decoder scart c105 2.2f c104 2.2f c103 2.2f r102 75 w c101 220nf r103 68 w v ccv c12 100pf r9 5.1k w + c13 10f 16v r11 1.5k w r10 10k w c11 8.2nf r16 1k w 3 2 1 tdk filter sel5618 r15 1k w 47.5k w 1% c50 10f 16v + r37 560k w c45 100nf v cca 100nf 560k w 100nf 10f 16v v dd c29 22pf v ccv c56 100nf 4mhz or 8mhz crystal + c58 100nf r51 560k w r40 180k w c47 22pf c48 22pf r41 82k w c46 2.7nf r39 27k w c40 470f 16v + c39 2.7nf r34 27k w r33 180k w c38 22pf c37 22pf r32 82k w c112 100nf r113 560k w r106 36k w c108 8.2nf r107 4.7k w c107 8.2nf r104 4.7k w 30 29 r105 36k w c23 8.2nf c24 27pf r17 470 w r18 1k w l4 47h c25 100pf r48 75 w c26 10f 16v j7 tuner input 1 2 3 4 c66 47pf j10 5v sda scl gnd 1 i/o j8 1 1 5v gnd j12 j11 l1 22h + c31 220f 16v c30 100nf v dd 1 1 12v gnd j14 j13 l2 22h + c33 220f 16v c32 100nf v ccv + c35 220f 16v c34 100nf v cca c65 47pf r57 24k w c63 220nf r54 3.3k w c62 8.2nf r55 1.5k w c61 1.5nf q4 bc557 q103 bc557 r115 1.5k w c113 1.5nf c114 8.2nf r117 24k w r114 3.3k w c115 220nf 47 48 49 45 46 50 56 55 54 53 52 51 40 41 42 43 44 39 38 37 36 35 34 33 32 31 30 29 1 2 3 16 17 18 19 20 11 12 13 14 15 21 6 7 4 5 8 9 10 22 23 24 25 26 27 28 57 58 59 60 61 62 63 64 c41 c43 r36 c42 r53 43k w c60 1.5nf r60 1.2m w c66 100nf c64 1.5nf r58 43k w c65 100nf r59 1.2m w r50 c5 2.2f vcr scart 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 j2 v ccv q2 bc547 r4 470 w r5 68 w c6 2.2f c8 2.2f c7 2.2f r6 75 w c4 220nf c100 220nf v ccv q1 bc547 tv scart j6 r j5 l j4 v r3 470 w c2 2.2f c3 2.2f r100 75 w r2 68 w r56 10k w v cca r116 10k w STV0056AF tqfp64 3 x 1n4148 3 x 1n4148 8.2v 8.2v 0056f-35.eps typical application (3 scarts, pal/secam europe apllication) STV0056AF 25/27
63 64 2 28 23-24 5-7 62-3 63 64 2 28 audio video 2 audio video 2 audio video 2 5v tuner 1 tuner 2 i 2 c bus s t v 0 0 5 6 a f s t v 0 0 5 6 a f tv scart vcr scart decoder scart 23-24 5-7 62-3 0056f-36.eps twin tuner application easy parallel connection of the outputs to the scarts without any additional switching hardware. this configuration is possible due to the high impedance mode that can be selected for each audio and video outputs. STV0056AF 26/27
a a2 a1 b c 16 17 32 33 48 49 64 e3 d3 e1 e d1 d e 1 k b tqfp64 l l1 seating plane 0.10mm pmtqfp64.eps package mechanical data 64 pins - plastic quad flat pack (thin) (tqfp) dimensions millimeters inches min. typ. max. min. typ. max. a 1.60 0.063 a1 0.05 0.15 0.002 0.006 a2 1.35 1.40 1.45 0.053 0.055 0.057 b 0.18 0.23 0.28 0.007 0.009 0.011 c 0.12 0.16 0.20 0.0047 0.0063 0.0079 d 12.00 0.472 d1 10.00 0.394 d3 7.50 0.295 e 0.50 0.0197 e 12.00 0.472 e1 10.00 1 0.394 e3 7.50 0.295 k0 o (min.), 7 o (max.) l 0.40 0.60 0.75 0.0157 0.0236 0.0295 l1 1.00 0.0393 tqfp64.tbl information furnished is believed to be accurate and reliable. however, sgs-thomson microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no licence is granted by implication or otherwise under any patent or patent rights of sgs-thomson microelectroni cs. specifications mentioned in this publication are subject to change without notice. this publication supersedes and replaces all information previously supplied. sgs-thomson microelectronics products are not authorized for use as critical components in lif e support devices or systems without express written approval of sgs-thomson microelectronics. ? 1998 sgs-thomson microelectronics - all rights reserved purchase of i 2 c components of sgs-thomson microelectronics, conveys a license under the philips i 2 c patent. rights to use these components in a i 2 c system, is granted provided that the system conforms to the i 2 c standard specifications as defined by philips. sgs-thomson microelectronics group of companies australia - brazil - canada - china - france - germany - italy - japan - korea - malaysia - malta - morocco the netherlands - singapore - spain - sweden - switzerland - taiwan - thailand - united kingdom - u.s.a. STV0056AF 27/27


▲Up To Search▲   

 
Price & Availability of STV0056AF

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X